$AMD is preparing a major EPYC platform reset with new SP7 and SP8 sockets for future server CPUs


256 cores, 16-channel DDR5, 128 PCIe 6.0 lanes, around 1.6 TB/s memory bandwidth, and a new dual I/O die design
This is a huge jump versus today’s EPYC Turin platform, especially on memory bandwidth, which matters a lot for AI inference, dense CPU workloads, and feeding accelerators
SP8 looks like the more efficient mid-tier platform, with up to 128 Zen 6c cores or 96 Zen 6 cores, lower power, and likely better economics for less extreme server deployments
Venice, based on Zen 6, is expected around 2026, using TSMC’s N2-class process, with AMD claiming up to 70% higher performance versus EPYC 9005. Zen 7 Verano is expected later, around 2027
post-image
This page may contain third-party content, which is provided for information purposes only (not representations/warranties) and should not be considered as an endorsement of its views by Gate, nor as financial or professional advice. See Disclaimer for details.
  • Reward
  • Comment
  • Repost
  • Share
Comment
Add a comment
Add a comment
No comments
  • Pin